

**PATENT APPLICATION**  
**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re application of

Docket No: A8612

Pranav ASHAR , et al.

Appln. No.: Cont. of Serial No. 09/425,886

Confirmation No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filed: June 24, 2003

Examiner: Not Yet Assigned

For: FAST ERROR DIAGNOSIS FOR COMBINATIONAL VERIFICATION

**INFORMATION DISCLOSURE STATEMENT**  
**UNDER 37 C.F.R. §§ 1.97 and 1.98**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In accordance with the duty of disclosure under 37 CFR §1.56, Applicant hereby notifies the U.S. Patent and Trademark Office of the documents which are listed on the attached PTO/SB/08 A & B (modified) form which are all the references of record in parent application No. 09/425,886. Applicant is not submitting duplicate copies of these references but requests that they be listed on the face of any patent granted on the above application. (See 37 CFR §1.98(d)). Copies of any cited copending applications, if not previously submitted, are being submitted herewith.


The submission of the listed documents is not intended as an admission that any such document constitutes prior art against the claims of the present application. Applicant does not waive any right to take any action that would be appropriate to antedate or otherwise remove any listed document as a competent reference against the claims of the present application.

INFORMATION DISCLOSURE STATEMENT

Cont. of Serial No. 09/425,886

Docket No. A8612

Respectfully submitted,



Chidambaram Subramanian

Registration No. 43,355

SUGHRUE MION, PLLC

Telephone: (202) 293-7060

Facsimile: (202) 293-7860

WASHINGTON OFFICE



23373

PATENT TRADEMARK OFFICE

Date: June 24, 2003

Substitute for Form 1449 A & B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(use as many sheets as necessary)</i>				<i>Complete if Known</i> Application Number      Cont. of Serial No. 09/425,886 Confirmation Number      Not Yet Assigned Filing Date      June 24, 2003 First Named Inventor      Pranav ASHAR et al. Art Unit      Not Yet Assigned Examiner Name      Not Yet Assigned Attorney Docket Number      A8612			
Sheet	1	of	2				
<b>U.S. PATENT DOCUMENTS</b>							
Examiner Initials*	Cite No. <sup>1</sup>	Document Number		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document		
		Number	Kind Code <sup>2</sup> (if known)				
		US 5,831,996		11/03/1998	Abramovici et al.		
		US 6,086,626		07/11/2000	Jain et al.		
		US 6,138,266		10/24/2000	Ganesan et al.		
		US 5,909,374		06/01/1999	Matsunaga		
		US 6,026,222		02/15/2000	Gupta et al.		
		US 6,247,163	B1	06/12/2001	Burch et al.		
		US 5,754,454		05/19/1998	Pixley et al.		
		US 5,506,852		04/09/1996	Chakradhar et al.		
<b>FOREIGN PATENT DOCUMENTS</b>							
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document			Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Translation <sup>6</sup>
		Country Code <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)			
<b>OTHER ART - NON PATENT LITERATURE DOCUMENTS</b>							
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city, and/or country where published.					Translation <sup>6</sup>
		ABADIR, M., FERGUSON, J., KIRKLAND, Thomas E. "Logic Design Verification via Test Generation"; IEEE Transactions on Computer Aided Design, vol. 7, no. 1, pp. 138-148, January 1988					
		BRYANT, R., "Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions On Computer, C-35(8); 677-691, August 1996					
		CHUNG, P., WANG, Y. and HAJI, I., "Diagnosis and Correction of Logic Design in Digital Circuits", Proceedings of DAC, pp. 503-508, 1993					
		JAIN, J., MUKHERJEE, R., FUJITA, M., "Advanced Verification Techniques Based On Learning" Proceedings of DAC, June 1995					
		KUEHLMANN, A., CHENG, D., SRINIVASAN, A., LAPOTIN, D.: "Error Diagnosis for Transistor-Level Verification", Proceedings of DAC, pp. 218-223, 1994.					
		KUKIMOTO, Y., FUJITA, M.; "Rectification Method for Lookup-Table Type FPGA's Proceedings of ICCAD, pp. 54-61, 1992					
		MADRE, J., COUDERT, O., and BILLON, P., "Automating the Diagnosis and the Rectification of Design Errors with PRIAM", Proceedings of ICCAD, pp. 30-33, 1989					
		REDDY, S.; KUNZ, W.; PRADHAN, D.; "Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment", Proceedings of DAC, pp. 414-419, 1995					
		SILVA, J.; SAKALLAH, K., "GRASP -- A New Search Algorithm for Satisfiability, Proceedings of ICCAD, pp. 220-227, 1996					
		TAMURA, K., "Locating Functional Errors in Logic Circuits" Proceedings of ICCAD, pp. 468-471, November 1989					
		TOMITA, M.; JIANG, H., YAMAMOTO, T. and HAYASHI, Y., "An Algorithm for Locating Logic Design Errors", ICCAD, pp. 468-471, November 1989					
		WATANABE, Y., BRAYTON, R., "Incremental Synthesis for Engineering Changes", Proceedings of ICCD, pp. 40-43, 1991					
		HAUNG, S., CHEN, K.C., CHENG, K.T., "Error Correction Based on Verification Techniques", Proceedings of DAC, pp. 258-261, 1996					

Examiner Signature	Date Considered
--------------------	-----------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> See Kind Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov), MPEP 901.04 or in the comment box of this document. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to indicate here if English language Translation is attached.

<b>Substitute for Form 1449 A &amp; B/PTO</b>  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(use as many sheets as necessary)</i>				<i>Complete if Known</i>	
				Application Number	Cont. of Serial No. 09/425,886
				Confirmation Number	Not Yet Assigned
				Filing Date	June 24, 2003
				First Named Inventor	Pranav ASHAR et al.
				Art Unit	Not Yet Assigned
				Examiner Name	Not Yet Assigned
Sheet	2	of	2	Attorney Docket Number	A8612

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document
		Number	Kind Code <sup>2</sup> (if known)		

FOREIGN PATENT DOCUMENTS							
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document			Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Translation <sup>6</sup>
		Country Code <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)			

OTHER ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city, and/or country where published.	Translation <sup>6</sup>
		SENTOVICH, E., et al. "Sequential Circuit Design Using Synthesis and Optimization", Proceedings of ICCD, 1992	
		GUPTA, A., ASHAR, P., "Integrating a Boolean Satisfiability and BDDs for Combinational Verification, Proceedings of VLSI Design 98, pp. 222-225, 1998	
		BURCH, J. and SINGHAL, V., "Tight Integration of Combinational Verification Methods", Proceedings of ICCAD, pp. 570-576, 1978	
		TOMITA, M., SUGANUMA, N., and HIRANO, K., "Pattern generation for locating logic design errors", IEICE Transactions Fundamentals, vol. E77-A, 1994	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to indicate here if English language Translation is attached.